

## P-channel 30 V, 0.009 $\Omega$ typ., 62 A STripFET™ H6 Power MOSFET in a PowerFLAT 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



### Features

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL62P3LLH6	30 V	0.0105 $\Omega$	62 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### Applications

- Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET™ H6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

Table 1: Device summary

Order codes	Marking	Package	Packaging
STL62P3LLH6	62P3LLH6	PowerFLAT™ 5x6	Tape and reel



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

**Contents**

**1 Electrical ratings ..... 3**

**2 Electrical characteristics ..... 4**

    2.1 Electrical characteristics (curves) ..... 6

**3 Test circuits ..... 8**

**4 Package information ..... 9**

    4.1 PowerFLAT 5x6 type R package information ..... 9

**5 Packaging mechanical data ..... 11**

    5.1 PowerFLAT™ 5x6 tape ..... 11

**6 Revision history ..... 13**



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	30	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	62	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	44	A
$I_D^{(2)}$	Drain current (continuous) at $T_{pcb} = 25\text{ }^\circ\text{C}$	14	A
$I_D^{(2)}$	Drain current (continuous) at $T_{pcb} = 100\text{ }^\circ\text{C}$	9.5	A
$I_D^{(1)(2)}$	Drain current (pulsed)	248	A
$I_{DM}^{(2)(3)}$	Drain current (pulsed)	56	A
$P_{TOT}^{(1)}$	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	100	W
$P_{TOT}^{(2)}$	Total dissipation at $T_{pcb} = 25\text{ }^\circ\text{C}$	4.8	W
$T_{stg}$	Storage temperature	- 55 to 175	$^\circ\text{C}$
$T_j$	Max. operating junction temperature	175	$^\circ\text{C}$

**Notes:**

- (1)The value is rated according to  $R_{thj-c}$ .
- (2)This value is rated according to  $R_{thj-pcb}$ .
- (3)Pulse width is limited by safe operating area.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	1.5	$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb, single operation	31.3	$^\circ\text{C/W}$

**Notes:**

- (1)When mounted on FR-4 board of 1inch<sup>2</sup>, 2oz Cu, steady state



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

## 2 Electrical characteristics

( $T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified)

**Table 4: On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250\text{ }\mu\text{A}$	30			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 30\text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0, V_{DS} = 30\text{ V}, T_C = 125\text{ }^\circ\text{C}$			10	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1			V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}, I_D = 7\text{ A}$		0.009	0.0105	$\Omega$
		$V_{GS} = 4.5\text{ V}, I_D = 7\text{ A}$		0.013	0.016	$\Omega$

**Table 5: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25\text{ V}, f = 1\text{ MHz}, V_{GS} = 0$	-	3350	-	pF
$C_{oss}$	Output capacitance		-	414	-	pF
$C_{rss}$	Reverse transfer capacitance		-	287	-	pF
$Q_g$	Total gate charge	$V_{DD} = 15\text{ V}, I_D = 14\text{ A}, V_{GS} = 4.5\text{ V}$ (see <a href="#">Figure 14: "Gate charge test circuit"</a> )	-	33	-	nC
$Q_{gs}$	Gate-source charge		-	14	-	nC
$Q_{gd}$	Gate-drain charge		-	11	-	nC

**Table 6: Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 15\text{ V}, I_D = 7\text{ A}, R_G = 4.7\text{ }\Omega, V_{GS} = 10\text{ V}$ (see <a href="#">Figure 13: "Switching times test circuit for resistive load"</a> )	-	12.8	-	ns
$t_r$	Rise time		-	112	-	ns
$t_{d(off)}$	Turn-off delay time		-	61	-	ns
$t_f$	Fall time		-	45	-	ns



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 7 \text{ A}$ , $V_{GS} = 0$	-		1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 24 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 16 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$ (see <a href="#">Figure 15: "Source-drain diode forward characteristics"</a> )	-	25.2		ns
$Q_{rr}$	Reverse recovery charge		-	17.4		nC
$I_{RRM}$	Reverse recovery current		-	1.4		A







**Notes:**






<sup>(1)</sup>Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%



For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.


## 2.1 Electrical characteristics (curves)






### 3 Test circuits


**Figure 13: Switching times test circuit for resistive load**



**Figure 14: Gate charge test circuit**



**Figure 15: Source-drain diode forward characteristics**





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.1 PowerFLAT 5x6 type R package information

Figure 16: PowerFLAT™ 5x6 type R package outline





Table 8: PowerFLAT™ 5x6 type R mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.11		4.31
e		1.27	
L	0.60		0.80
K	1.275		1.575
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28


Figure 17: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



# 5 Packaging mechanical data

## 5.1 PowerFLAT™ 5x6 tape

Figure 18: PowerFLAT™ 5x6 tape



All dimensions are in millimeters.

Figure 19: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 20: PowerFLAT™ 5x6 reel



## 6 Revision history

**Table 9: Document revision history**

Date	Revision	Changes
30-May-2014	1	First release.
05-Sep-2014	2	Updated the title, the features and the description in cover page. Updated <a href="#">Section 7: "Electrical characteristics"</a> . Minor text changes.
11-Sep-2014	3	Updated <a href="#">Figure 6: "Gate charge vs gate-source voltage"</a> . Minor text changes.
16-Dec-2014	4	Document status promoted from preliminary to production data.
07-Apr-2015	5	Updated <a href="#">Section 7.1: "Electrical characteristics (curves)"</a> and <a href="#">Section 9.1: "PowerFLAT 5x6 type R package information"</a>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved