# High Efficiency, 150V 100mA Synchronous Step-Down Regulator 

## features

- Wide Operating Input Voltage Range: 4V to 150 V
- Synchronous Operation for Highest Efficiency
- Internal High Side and Low Side Power MOSFETs
- No Compensation Required
- Adjustable 10 mA to 100 mA Maximum Output Current
- Low Dropout Operation: 100\% Duty Cycle
- Low Quiescent Current: $12 \mu \mathrm{~A}$
- Wide Output Range: 0.8 V to $\mathrm{V}_{\mathrm{IN}}$
- $0.8 \mathrm{~V} \pm 1 \%$ Feedback Voltage Reference
- Precise RUN Pin Threshold
- Internal or External Soft-Start
- Programmable 1.8V, 3.3V, 5 V or Adjustable Output
- Few External Components Required
- Programmable Input Overvoltage Lockout
- Thermally Enhanced High Voltage MSOP Package


## APPLICATIONS

- Industrial Control Supplies
- Medical Devices
- Distributed Power Systems
- Portable Instruments
- Battery-Operated Devices
- Automotive
- Avionics


## DESCRIPTIOn

The LTC®3639 is a high efficiency step-down DC/DC regulator with internal high side and synchronous power switches that draws only $12 \mu$ A typical DC supply current while maintaining a regulated output voltage at no load.
The LTC3639 can supply up to 100 mA load current and features a programmable peak current limit that provides a simple method for optimizing efficiency and for reducing output ripple and component size. The LTC3639's combination of Burst Mode ${ }^{\circledR}$ operation, integrated power switches, low quiescent current, and programmable peak current limit provides high efficiency over a broad range of load currents.
With its wide input range of 4 V to 150 V and programmable overvoltage lockout, the LTC3639 is a robust regulator suited for regulating from a wide variety of power sources. Additionally, the LTC3639 includes a precise run threshold and soft-start feature to guarantee that the power system start-up is well-controlled in any environment. A feedback comparator output enables multiple LTC3639s to be connected in parallel for higher current applications.
The LTC3639 is available in a thermally enhanced high voltage-capable 16-lead MSE package withfour missing pins.
$\boldsymbol{\mathcal { G }}$, LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

5V to 150V Input to 5V Output, 100mA Step-Down Regulator


## Efficiency and Power Loss vs Load Current



# ABSOLUTE MAXIMUM RATIOGS <br> pIn CONFIGURATIOn 

(Note 1)
VIN Supply Voltage .................................. -0.3 V to 150 V
RUN Voltage........................................... -0.3 V to 150 V
SS, FBO, OVLO, ISET Voltages ...................... -0.3 V to 6 V
$V_{\text {FB }}, V_{\text {PRG1 }}, V_{\text {PRG2 }}$ Voltages ......................... -0.3 V to 6 V
Operating Junction Temperature Range (Notes 2, 3) LTC3639E, LTC3639I......................... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC3639H........................................ $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LTC3639MP...................................... $55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )................... $300^{\circ} \mathrm{C}$

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3639EMSE\#PBF | LTC3639EMSE\#TRPBF | 3639 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3639IMSE\#PBF | LTC3639IMSE\#TRPBF | 3639 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3639HMSE\#PBF | LTC3639HMSE\#TRPBF | 3639 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LTC3639MPMSE\#PBF | LTC3639MPMSE\#TRPBF | 3639 | 16 -Lead Plastic MSOP | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2). $\mathrm{V}_{I N}=12 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply ( $\mathrm{V}_{\text {IN }}$ ) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Operating Range |  |  | 4 |  | 150 | V |
| V OUT | Output Voltage Operating Range |  |  | 0.8 |  | $\mathrm{V}_{\text {IN }}$ | V |
| UVLO | $\mathrm{V}_{\text {IN }}$ Undervoltage Lockout | $V_{\text {IN }}$ Rising <br> $V_{\text {IN }}$ Falling Hysteresis | $\bullet$ | $\begin{aligned} & 3.5 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 3.75 \\ 3.5 \\ 250 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | $V$ $V$ $m$ |
| ${ }_{1}$ | DC Supply Current (Note 4) Active Mode Sleep Mode Shutdown Mode | No Load $V_{\text {RUN }}=0 V$ |  |  | $\begin{gathered} 150 \\ 12 \\ 1.4 \end{gathered}$ | $\begin{gathered} 350 \\ 22 \\ 6 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| VRUN | RUN Pin Threshold | RUN Rising RUN Falling Hysteresis |  | $\begin{aligned} & 1.17 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.21 \\ & 1.10 \\ & 110 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 1.14 \end{aligned}$ | $V$ $V$ mV |
| $\mathrm{I}_{\text {RUN }}$ | RUN Pin Leakage Current | RUN $=1.3 \mathrm{~V}$ |  | -10 | 0 | 10 | nA |
| VOVLO | OVLO Pin Threshold | OVLO Rising OVLO Falling Hysteresis |  | $\begin{aligned} & 1.17 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.21 \\ & 1.10 \\ & 110 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 1.14 \end{aligned}$ | $V$ $V$ $m$ |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2). $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Supply ( $\mathrm{V}_{\text {FB }}$ ) |  |  |  |  |  |  |  |
| $V_{\text {FB(ADJ) }}$ | Feedback Comparator Threshold (Adjustable Output) | $V_{\text {FB }}$ Rising, $V_{\text {PRG1 }}=V_{\text {PRG2 }}=0 \mathrm{~V}$ LTC3639E, LTC3639I LTC3639H, LTC3639MP | $\bullet \bullet$ | $\begin{aligned} & 0.792 \\ & 0.788 \end{aligned}$ | $\begin{aligned} & 0.800 \\ & 0.800 \end{aligned}$ | $\begin{aligned} & 0.808 \\ & 0.812 \end{aligned}$ | V |
| $V_{\text {FBH }}$ | Feedback Comparator Hysteresis (Adjustable Output) | $\mathrm{V}_{\text {FB }}$ Falling, $\mathrm{V}_{\text {PRG1 }}=\mathrm{V}_{\text {PRG2 }}=0 \mathrm{~V}$ | $\bullet$ | 3 | 5 | 9 | mV |
| $\mathrm{I}_{\text {FB }}$ | Feedback Pin Current | $V_{\text {FB }}=1 \mathrm{~V}, \mathrm{~V}_{\text {PRG1 }}=\mathrm{V}_{\text {PRG2 }}=0 \mathrm{~V}$ |  | -10 | 0 | 10 | nA |
| $\mathrm{V}_{\text {FB(FIXED }}$ | Feedback Comparator Thresholds (Fixed Output) | $\begin{aligned} & V_{\text {FB }} \text { Rising, } V_{\text {PRG1 }}=S S, V_{\text {PRG2 }}=0 \mathrm{~V} \\ & V_{\text {FB }} \text { Falling, } V_{\text {PRG1 }}=S S, V_{\text {PRG2 }}=0 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 4.94 \\ & 4.91 \end{aligned}$ | $\begin{aligned} & 5.015 \\ & 4.985 \end{aligned}$ | $\begin{aligned} & 5.09 \\ & 5.06 \end{aligned}$ | V |
|  |  | $V_{\text {FB }}$ Rising, $V_{\text {PRG1 }}=0 V, V_{\text {PRG2 }}=S S$ <br> $V_{F B}$ Falling, $V_{\text {PRG1 }}=0 V, V_{P R G 2}=S S$ | $\bullet$ | $\begin{aligned} & 3.26 \\ & 3.24 \end{aligned}$ | $\begin{aligned} & 3.31 \\ & 3.29 \end{aligned}$ | $\begin{aligned} & 3.36 \\ & 3.34 \end{aligned}$ | V |
|  |  | $V_{\text {FB }}$ Rising, $V_{\text {PRG } 1}=V_{\text {PRG } 2}=S S$ <br> $V_{\text {FB }}$ Falling, $V_{\text {PRG1 }}=V_{\text {PRG2 }}=S S$ | $\bullet$ | $\begin{aligned} & 1.78 \\ & 1.77 \end{aligned}$ | $\begin{aligned} & 1.81 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & 1.84 \\ & 1.83 \end{aligned}$ | V |
| Operation |  |  |  |  |  |  |  |
| IPEAK | Peak Current Comparator Threshold | ISET Floating 100k Resistor from ISET to GND $I_{\text {SET }}$ Shorted to GND | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 200 \\ & 100 \\ & 17 \end{aligned}$ | $\begin{gathered} 230 \\ 120 \\ 25 \end{gathered}$ | $\begin{gathered} 260 \\ 140 \\ 30 \end{gathered}$ | mA mA mA |
| RoN | Power Switch On-Resistance Top Switch Bottom Switch | $\begin{aligned} & \mathrm{I}_{\mathrm{SW}}=-50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SW}}=50 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 4.2 \\ & 2.2 \end{aligned}$ |  | $\Omega$ |
| ILSW | Switch Pin Leakage Current | $\mathrm{V}_{1 \text { IN }}=150 \mathrm{~V}, \mathrm{SW}=0 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS }}$ | Soft-Start Pin Pull-Up Current | $\mathrm{V}_{\text {SS }}<2.5 \mathrm{~V}$ |  | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| tint(SS) | Internal Soft-Start Time | SS Pin Floating |  |  | 1 |  | ms |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3639 is tested under pulsed load conditions such that $T_{j} \approx T_{A}$. The LTC3639E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC36391 is guaranteed over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range, the LTC3639H is guaranteed over the $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range and the LTC3639MP is tested and guaranteed over the $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range.
High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than $125^{\circ} \mathrm{C}$. Note that the
maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.
Note 3: The junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right.$, in $\left.{ }^{\circ} \mathrm{C}\right)$ is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$, in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $\mathrm{P}_{\mathrm{D}}$, in Watts) according to the formula:

$$
T_{J}=T_{A}+\left(P_{D} \bullet \theta_{J A}\right)
$$

where $\theta_{\mathrm{JA}}$ is $40^{\circ} \mathrm{C} / \mathrm{W}$ for the MSOP package.
Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.
Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

## LTC3639

## TYPICAL PERFORMANCE CHARACTERISTICS











Peak Current Trip Threshold vs Input Voltage

## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn fUnCTIOnS

SW (Pin 1): Switch Node Connection to Inductor. This pin connects to the drains of the internal power MOSFET switches.
$V_{\text {IN }}$ (Pin 3): Main Supply Pin. A ceramic bypass capacitor should be tied between this pin and GND.

FBO (Pin 5): Feedback Comparator Output. Connect to the $V_{\text {FB }}$ pins of additional LTC3639s to combine the output current. The typical pull-up current is $20 \mu \mathrm{~A}$. The typical pulldown impedance is $70 \Omega$. See Applications Information.

VPRG2, VPRG1 (Pins 6, 7): Output Voltage Selection. Short both pins to ground for a resistive divider programmable output voltage. Short VPRG1 to SS and short VPRG2 to ground for a 5V output voltage. Short VPRG1 to ground and short $\mathrm{V}_{\text {PRG2 }}$ to SS for a 3.3V output voltage. Short both pins to SS for a 1.8 V output voltage.
GND (Pin 8, 16, Exposed Pad Pin 17): Ground. The exposed pad must be soldered to the PCB ground plane for rated thermal performance.
$V_{\text {FB }}$ (Pin 9): Output Voltage Feedback. When configured for an adjustable output voltage, connect to an external resistive divider to divide the output voltage down for comparison to the 0.8 V reference. For the fixed output configuration, directly connect this pin to the output.
SS (Pin 10): Soft-Start Control Input. A capacitor to ground at this pin sets the output voltage ramp time. A $50 \mu \mathrm{~A}$ current initially charges the soft-start capacitor until switching begins, at which time the current is reduced to its nominal value of $5 \mu \mathrm{~A}$. The output voltage ramp time from zero to its regulated value is 1 ms for every 6.25 nF of capacitance from SS to GND. If left floating, the ramp time defaults to an internal 1 ms soft-start.
$I_{\text {SET }}$ (Pin 11): Peak Current Set Input. A resistor from this pin to ground sets the peak current comparator threshold. Leave floating for the maximum peak current ( 230 mA typical) or short to ground for minimum peak current ( 25 mA typical). The maximum output current is one-half the peak current. The $5 \mu \mathrm{~A}$ current that is sourced out of this pin when switching is reduced to $1 \mu \mathrm{~A}$ in sleep. Optionally, a capacitor can be placed from this pin to GND to trade off efficiency for light load output voltage ripple. See Applications Information.
OVLO (Pin 12): Overvoltage Lockout Input. Connect to the input supply through a resistor divider to set the overvoltage lockout level. A voltage on this pin above 1.21V disables the internal MOSFET switches. Normal operation resumes when the voltage on this pin decreases below 1.10V. Exceeding the OVLO lockout threshold triggers a soft-start reset, resulting in a graceful recovery from an input supply transient.
RUN (Pin 14): Run Control Input. A voltage on this pin above 1.21V enables normal operation. Forcing this pin below 0.7 V shuts down the LTC3639, reducing quiescent current to approximately $1.4 \mu \mathrm{~A}$. Optionally, connect to the input supply through a resistor divider to set the undervoltage lockout.

LTC3639

## BLOCK DIAGRAM



## OPGRATIOी (Reeer to Block Diagram)

The LTC3639 is a synchronous step-down DC/DC regulator with internal power switches that uses Burst Mode control, combining low quiescent current with high switching frequency, which results in high efficiency across a wide range of load currents. Burst Mode operation functions by using short "burst" cycles to switch the inductor current through the internal power MOSFETs, followed by a sleep cycle where the power switches are off and the load current is supplied by the output capacitor. During the sleep cycle, the LTC3639 draws only $12 \mu \mathrm{~A}$ of supply current. At light loads, the burst cycles are a small percentage of the total cycle time which minimizes the average supply current, greatly improving efficiency. Figure 1 shows an example of Burst Mode operation. The switching frequency is dependent on the inductor value, peak current, input voltage and output voltage.


Figure 1. Burst Mode Operation

## Main Control Loop

The LTC3639 uses the VPRG1 and VPRG2 control pins to connect internal feedback resistors to the $V_{F B}$ pin. This enables fixed outputs of $1.8 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V without increasing component count, input supply current or exposure to noise on the sensitive input to the feedback comparator.

External feedback resistors (adjustable mode) can be used by connecting both $V_{\text {PRG1 }}$ and $V_{\text {PRG2 }}$ to ground.
In adjustable mode the feedback comparator monitors the voltage on the $V_{\text {FB }}$ pin and compares it to an internal 800 mV reference. If this voltage is greater than the reference, the comparator activates a sleep mode in which the power switches and current comparators are disabled, reducing the $\mathrm{V}_{\text {IN }}$ pin supply current to only $12 \mu \mathrm{~A}$. As the load current discharges the output capacitor, the voltage on the $V_{\text {FB }}$ pin decreases. When this voltage falls 5 mV below the 800 mV reference, the feedback comparator trips and enables burst cycles.
At the beginning of the burst cycle, the internal high side power switch (P-channel MOSFET) is turned on and the inductor current begins to ramp up. The inductor current increases until either the current exceeds the peak current comparator threshold or the voltage on the $\mathrm{V}_{\mathrm{FB}}$ pin exceeds 800 mV , at which time the high side power switch is turned off and the low side power switch ( N -channel MOSFET) turns on. The inductor current ramps down until the reverse current comparator trips, signaling that the current is close to zero. If the voltage on the $V_{F B}$ pin is still less than the 800 mV reference, the high side power switch is turned on again and another cycle commences. The average current during a burst cycle will normally be greater than the average load current. For this architecture, the maximum average output current is equal to half of the peak current.

The hysteretic nature of this control architecture results in a switching frequency that is a function of the input voltage, output voltage, and inductor value. This behavior provides inherent short-circuit protection. If the output is shorted to ground, the inductor current will decay very slowly during a single switching cycle. Since the high side switch turns on only when the inductor current is near zero, the LTC3639 inherently switches at a lower frequency during start-up or short-circuit conditions.

## OPERATIOी (Refer to Block Diagram)

## Start-Up and Shutdown

If the voltage on the RUN pin is less than 0.7 V , the LTC3639 enters a shutdown mode in which all internal circuitry is disabled, reducing the DC supply currentto $1.4 \mu \mathrm{~A}$. When the voltage on the RUN pin exceeds 1.21 V , normal operation of the main control loop is enabled. The RUN pin comparator has 110 mV of internal hysteresis, and therefore must fall below 1.1 V to disable the main control loop.

An internal 1 ms soft-start function limits the ramp rate of the output voltage on start-up to prevent excessive input supply droop. If a longer ramp time and consequently less supply droop is desired, a capacitor can be placed from the SS pin to ground. The $5 \mu \mathrm{~A}$ current that is sourced out of this pin will create a smooth voltage ramp on the capacitor. If this ramp rate is slower than the internal 1 ms soft-start, then the output voltage will be limited by the ramp rate on the SS pin instead. The internal and external soft-start functions are reset on start-up and after an undervoltage or overvoltage event on the input supply.

## Peak Inductor Current Programming

The peak current comparator nominally limits the peak inductor current to 230 mA . This peak inductor current can be adjusted by placing a resistor from the I SET pin to ground. The $5 \mu \mathrm{~A}$ current sourced out of this pin through the resistor generates a voltage that adjusts the peak current comparator threshold.
During sleep mode, the current sourced out of the $I_{\text {SET }}$ pin is reduced to $1 \mu \mathrm{~A}$. The $\mathrm{I}_{\text {SET }}$ current is increased back to $5 \mu \mathrm{~A}$ on the first switching cycle after exiting sleep mode. The $I_{\text {SET }}$ current reduction in sleep mode, along with adding a filtering capacitor, $\mathrm{C}_{\text {ISET }}$, from the $\mathrm{I}_{\text {SET }}$ pin to ground, provides a method of reducing light load output voltage ripple at the expense of lower efficiency and slightly degraded load step transient response.

For applications requiring higher output current, the LTC3639 provides a feedback comparator output pin (FBO) for combining the output current of multiple LTC3639s. By connecting the FBO pin of a master LTC3639 to the $\mathrm{V}_{\text {FB }}$ pin of one or more slave LTC3639s, the output currents can be combined to source 100 mA times the number of LTC3639s.

## Dropout Operation

When the input supply decreases toward the output supply, the duty cycle increases to maintain regulation. The P-channel MOSFET top switch in the LTC3639 allows the duty cycle to increase all the way to $100 \%$. At $100 \%$ duty cycle, the P-channel MOSFET stays on continuously, providing output current equal to the peak current, which is twice the maximum load current when not in dropout.

## Input Undervoltage and Overvoltage Lockout

The LTC3639 additionally implements protection features which inhibit switching when the input voltage is not within a programmable operating range. By use of a resistive divider from the input supply to ground, the RUN and OVLO pins serve as a precise input supply voltage monitor. Switching is disabled when either the RUN pin falls below 1.1V or the OVLO pin rises above 1.21 V , which can be configured to limit switching to a specific range of input supply voltage. Furthermore, ifthe input voltage falls below 3.5 V typical (3.8V maximum), an internal undervoltage detector disables switching.
When switching is disabled, the LTC3639 can safely sustain input voltages up to the absolute maximum rating of 150 V . Input supply undervoltage or overvoltage events trigger a soft-start reset, which results in a graceful recovery from an input supply transient.

## APPLICATIONS InFORMATION

The basic LTC3639 application circuit is shown on the front page of this data sheet. External component selection is determined by the maximum load current requirement and begins with the selection of the peak current programming resistor, $\mathrm{R}_{\text {ISET }}$. The inductorvalue L can then be determined, followed by capacitors $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUT }}$.

## Peak Current Resistor Selection

The peak current comparator has a maximum current limit of at least 200 mA , which guarantees a maximum average current of 100 mA . For applications that demand less current, the peak current threshold can be reduced to as little as 20 mA . This lower peak current allows the efficiency and component selection to be optimized for lower current applications.
The peak current threshold is linearly proportional to the voltage on the $\mathrm{I}_{\text {SET }}$ pin, with 100 mV and 1 V corresponding to 20 mA and 200 mA peak current respectively. This pin may be driven by an external voltage source to modulate the peak current, which may be beneficial in some applications. Usually, the peak current is programmed with an appropriately chosen resistor ( $\mathrm{R}_{\text {ISET }}$ ) between the $\mathrm{I}_{\text {SET }}$ pin and ground. The voltage generated on the $I_{\text {SET }}$ pin by $R_{\text {ISET }}$ and the internal $5 \mu \mathrm{~A}$ current source sets the peak current. The value of resistor for a particular peak current can be computed by using Figure 2 or the following equation:

$$
R_{\text {ISET }}=I_{\text {PEAK }} \bullet 10^{6}
$$

where 20 mA < $I_{\text {PEAK }}<200 \mathrm{~mA}$.


The internal $5 \mu \mathrm{~A}$ current source is reduced to $1 \mu \mathrm{~A}$ in sleep mode to maximize efficiency and to facilitate a tradeoff between efficiency and light load output voltage ripple, as described in the Optimizing Output Voltage Ripple section.

The peak current is internally limited to be within the range of 20 mA to 200 mA . Shorting the $\mathrm{I}_{\text {SET }}$ pin to ground programs the current limit to 20 mA , and leaving it floating sets the current limit to the maximum value of 200 mA . When selecting this resistor value, be aware that the maximum average output current for this architecture is limited to half of the peak current. Therefore, be sure to select a value that sets the peak current with enough margin to provide adequate load current under all conditions. Selecting the peak current to be 2.2 times greater than the maximum load current is a good starting point for most applications.

## Inductor Selection

The inductor, input voltage, output voltage, and peak current determine the switching frequency during a burst cycle of the LTC3639. For a given input voltage, output voltage, and peak current, the inductor value sets the switching frequency during a burst cycle when the output is in regulation. Generally, switching at a frequency between 50 kHz and 200 kHz yields high efficiency, and 100 kHz is a good first choice for many applications. The inductor value can be determined by the following equation:

$$
L=\left(\frac{V_{\text {OUT }}}{f \bullet I_{\text {PEAK }}}\right) \cdot\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right)
$$

The variation in switching frequency during a burst cycle with input voltage and inductance is shown in Figure 3. For lower values of IPEAK, multiply the frequency in Figure 3 by $230 \mathrm{~mA} / \mathrm{I}_{\text {PEAK }}$.

Anadditional constraintonthe inductorvalue is the LTC3639's 150 ns minimum on-time of the high side switch. Therefore, in order to keep the current in the inductor well-controlled,

Figure 2. $\mathrm{R}_{\text {ISET }}$ Selection

## APPLICATIONS INFORMATION



Figure 3. Switching Frequency for $\mathrm{V}_{\text {OUt }}=3.3 \mathrm{~V}$
the inductor value must be chosen so that it is larger than a minimum value which can be computed as follows:

$$
\mathrm{L}>\frac{\mathrm{V}_{\mathrm{INMAX}\left(\mathrm{I}_{\mathrm{ON}(\mathrm{MIIN})}\right.}}{\mathrm{I}_{\text {PEAK }}} \cdot 1.2
$$

where $\mathrm{V}_{\operatorname{IN(MAX)}}$ is the maximum input supply voltage when switching is enabled, $\mathrm{t}_{\text {ON(MIN }}$ ) is 150 ns , I PEAK is the peak current, and the factor of 1.2 accounts for typical inductor tolerance and variation over temperature.

For applications that have large input supply transients, the OVLO pin can be used to disable switching above the maximum operating voltage $\mathrm{V}_{\operatorname{IN}(\operatorname{MAX})}$ so that the minimum inductor value is not artificially limited by a transient condition. Inductor values that violate the above equation will cause the peak current to overshoot and permanent damage to the part may occur.
Although the previous equation provides the minimum inductor value, higher efficiency is generally achieved with a larger inductor value, which produces a lower switching frequency. For a given inductor type, however, as inductance is increased DC resistance (DCR) also increases. Higher DCR translates into higher copper losses and lower current rating, both of which place an upper limit on the inductance. The recommended range of inductor values for small surface mount inductors as a function of peak current is shown in Figure 4. The values in this range are a good compromise between the trade-offs discussed above. For applications where board area is not a limiting factor, inductors with larger cores can be used, which extends the recommended range of Figure 4 to larger values.


Figure 4. Recommended Inductor Values for Maximum Efficiency

## Inductor Core Selection

Once the value for $L$ is known, the type of inductor must be selected. High efficiency regulators generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of the more expensive ferrite cores. Actual core loss is independent of core size for a fixed inductor value but is very dependent of the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequently output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price versus size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Coiltronics, Coilcraft, TDK, Toko, and Sumida.

## APPLICATIONS INFORMATION

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ Selection

The input capacitor, $\mathrm{C}_{\mid \mathrm{N}}$, is needed to filter the trapezoidal currentat the source of the top high sideMOSFET. $\mathrm{C}_{\text {IN }}$ should be sized to provide the energy required to magnetize the inductor without causing a large decrease in input voltage $\left(\Delta V_{\text {IN }}\right)$. The relationship between $\mathrm{C}_{\text {IN }}$ and $\Delta \mathrm{V}_{\text {IN }}$ is given by:

$$
\mathrm{C}_{\mathrm{IN}}>\frac{\mathrm{L} \cdot \mathrm{I}_{\text {PEAK }}{ }^{2}}{2 \cdot \mathrm{~V}_{\text {IN }} \cdot \Delta \mathrm{V}_{\text {IN }}}
$$

It is recommended to use a larger value for $\mathrm{C}_{\text {IN }}$ than calculated by the previous equation since capacitance decreases with applied voltage. In general, a $1 \mu \mathrm{~F}$ X7R ceramic capacitor is a good choice for $\mathrm{C}_{\mathrm{IN}}$ in most LTC3639 applications.
To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by:

$$
I_{\text {RMS }}=I_{\text {OUT(MAX })} \cdot \frac{V_{\text {OUT }}}{V_{\text {IN }}} \cdot \sqrt{\frac{V_{\text {IN }}}{V_{\text {OUT }}}-1}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\text {RMS }}=$ $l_{\text {Out }} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based only on 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The output capacitor, Cout, filters the inductor's ripple current and stores energy to satisfy the load current when the LTC3639 is in sleep. The output ripple has a lower limit of $\mathrm{V}_{\text {OUT }} / 160$ due to the 5 mV typical hysteresis of the feedback comparator. The time delay of the comparator adds an additional ripple voltage that is a function of the load current. During this delay time, the LTC3639 continues to switch and supply current to the output. The output ripple can be approximated by:

$$
\Delta V_{O U T} \approx\left(\frac{I_{\text {PEAK }}}{2}-I_{\text {LOAD }}\right) \cdot \frac{4 \cdot 10^{-6}}{C_{O U T}}+\frac{V_{O U T}}{160}
$$

The output ripple is a maximum at no load and approaches lower limit of $\mathrm{V}_{\text {Out }} / 160$ at full load. Choose the output capacitor $\mathrm{C}_{\text {OUT }}$ to limit the output voltage ripple $\Delta \mathrm{V}_{\text {OUT }}$ using the following equation:

$$
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{I}_{\text {PEAK }} \cdot 2 \cdot 10^{-6}}{\Delta V_{\text {OUT }}-\frac{V_{\text {OUT }}}{160}}
$$

The value of the output capacitor must also be large enough to accept the energy stored in the inductor without a large change in output voltage during a single switching cycle.

Setting this voltage step equal to $1 \%$ of the output voltage, the output capacitor must be:

$$
C_{\text {OUT }}>\frac{L}{2} \cdot\left(\frac{I_{\text {PEAK }}}{V_{\text {OUT }}}\right)^{2} \cdot \frac{100 \%}{1 \%}
$$

Typically, a capacitor that satisfies the voltage ripple requirement is adequate to filter the inductor ripple. To avoid overheating, the output capacitor must also be sized to handle the ripple current generated by the inductor. The worst-case ripple current in the output capacitor is given by $I_{\text {RMS }}=I_{\text {PEAK }} / 2$. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.
Dry tantalum, special polymer, aluminum electrolytic, and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important only to use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and longterm reliability. Ceramic capacitors have excellent Iow ESR characteristics but can have high voltage coefficient and audible piezoelectric effects. The high quality factor ( $Q$ ) of ceramic capacitors in series with trace inductance can also lead to significant input voltage ringing.

## APPLICATIONS INFORMATION

Input Voltage Steps

If the input voltage falls below the regulated output voltage, the body diode of the internal high side MOSFET will conduct current from the output supply to the input supply. If the input voltage falls rapidly, the voltage across the inductor will be significant and may saturate the inductor. A large current will then flow through the high side MOSFET body diode, resulting in excessive power dissipation that may damage the part.

If rapid voltage steps are expected on the input supply, put a small silicon or Schottky diode in series with the $\mathrm{V}_{\text {IN }}$ pin to prevent reverse current and inductor saturation, shown below as D1 in Figure 5. The diode should be sized for a reverse voltage of greater than the regulated output voltage, and to withstand repetitive currents higher than the maximum peak current of the LTC3639.


Figure 5. Preventing Current Flow to the Input

## Ceramic Capacitors and Audible Noise

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating, and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush
of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the part.
For applications with inductive source impedance, such as a long wire, a series RC network may be required in parallel with $\mathrm{C}_{\text {IN }}$ to dampen the ringing of the input supply. Figure 6 shows this circuit and the typical values required to dampen the ringing. Refer to Application Note 88 for additional information on suppressing input supplytransients.


Figure 6. Series RC to Reduce $\mathrm{V}_{\mathrm{IN}}$ Ringing
Ceramic capacitors are also piezoelectric. The LTC3639's burst frequency depends on the load current, and in some applications the LTC3639 can excite the ceramic capacitor at audio frequencies, generating audible noise. This noise is typically very quiet to a casual ear; however, if the noise is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

## Output Voltage Programming

The LTC3639 has three fixed output voltage modes and an adjustable mode that can be selected with the VPRG1 and $V_{\text {PRG2 }}$ pins. The fixed output modes use an internal feedback divider which enables higher efficiency, higher noise immunity, and lower output voltage ripple for 5 V , 3.3 V , and 1.8 V applications. To select the fixed 5 V output voltage, connect $V_{\text {PRG1 }}$ to $S S$ and $V_{\text {PRG2 }}$ to GND. For 3.3V, connect $V_{\text {PRG1 }}$ to $G N D$ and $V_{\text {PRG2 }}$ to SS. For 1.8 V , connect both $V_{\text {PRG1 }}$ and $V_{\text {PRG2 }}$ to $S S$. For any of the fixed output voltage options, directly connect the $\mathrm{V}_{\mathrm{FB}}$ pin to $\mathrm{V}_{\text {OUT }}$.

## APPLICATIONS INFORMATION

For the adjustable output mode $\left(V_{\text {PRG1 }}=V_{\text {PRG2 }}=G N D\right)$, the output voltage is set by an external resistive divider according to the following equation:

$$
\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

The resistive divider allows the $\mathrm{V}_{\mathrm{FB}}$ pin to sense a fraction of the output voltage as shown in Figure 7. The output voltage can range from 0.8 V to $\mathrm{V}_{\mathrm{IN}}$. Be careful to keep the divider resistors very close to the $\mathrm{V}_{\mathrm{FB}}$ pin to minimize noise pick-up on the sensitive $V_{\text {FB }}$ trace.


Figure 7. Setting the Output Voltage with External Resistors
To minimize the no-load supply current, resistor values in the megohm range may be used; however, large resistor values should be used with caution. The feedback divider is the only load current when in shutdown. If PCB leakage current to the output node or switch node exceeds the load current, the output voltage will be pulled up. In normal operation, this is generally a minor concern since the load current is much greater than the leakage.
To avoid excessively large values of R1 in high output voltage applications ( $\mathrm{V}_{\text {OUT }} \geq 10 \mathrm{~V}$ ), a combination of external and internal resistors can be used to set the output voltage. This has an additional benefit of increasing the noise immunity on the $\mathrm{V}_{\mathrm{FB}}$ pin. Figure 8 shows the LTC3639 with the $\mathrm{V}_{\text {FB }}$ pin configured for a 5 V fixed output with an external divider to generate a higher output voltage. The internal 5M resistance appears in parallel with R2, and the value of R2 must be adjusted accordingly. R2 should be


Figure 8. Setting the Output Voltage with External and Internal Resistors
chosen to be less than 200k to keep the output voltage variation less than 1\% due to the tolerance of the LTC3639's internal resistor.

## RUN Pin and Overvoltage/Undervoltage Lockout

The LTC3639 has a low power shutdown mode controlled by the RUN pin. Pulling the RUN pin below 0.7 V puts the LTC3639 into a low quiescent current shutdown mode ( $\left.I_{Q} \sim 1.4 \mu \mathrm{~A}\right)$. When the RUN pin is greater than 1.21 V , switching is enabled. Figure 9 shows examples of configurations for driving the RUN pin from logic.

The RUN and OVLO pins can alternatively be configured as precise undervoltage (UVLO) and overvoltage (OVLO) lockouts on the $\mathrm{V}_{\text {IN }}$ supply with a resistive divider from $\mathrm{V}_{\text {IN }}$ to ground. A simple resistive divider can be used as shown in Figure 10 to meet specific $\mathrm{V}_{\text {IN }}$ voltage requirements.

The current that flows through the R3-R4-R5 divider will directly add to the shutdown, sleep, and active current of the LTC3639, and care should be taken to minimize the impact of this current on the overall efficiency of the application circuit. Resistor values in the megohm range may be required to keep the impact on quiescent shutdown and sleep currents low. To pick resistor values, the sum total of R3 + R4 + R5 (RTOTAL) should be chosen first based on the allowable DC current that can be drawn from $\mathrm{V}_{\text {IN }}$.

APPLICATIONS INFORMATION


Figure 9. RUN Pin Interface to Logic


Figure 10. Adjustable UV and OV Lockout
The individual values of R 3 , R 4 and R 5 can then be calculated from the following equations:

$$
\begin{aligned}
& \mathrm{R} 5=\mathrm{R}_{\text {TOTAL }} \cdot \frac{1.21 \mathrm{~V}}{\text { Rising } \mathrm{V}_{\text {IN }} \text { OVLO Threshold }} \\
& \mathrm{R} 4=\mathrm{R}_{\text {TOTAL }} \cdot \frac{1.21 \mathrm{~V}}{\text { Rising } \mathrm{V}_{\text {IN }} \text { UVLO Threshold }}-\mathrm{R} 5 \\
& \mathrm{R} 3=\mathrm{R}_{\text {TOTAL }}-\mathrm{R} 5-\mathrm{R} 4
\end{aligned}
$$

For applications that do not need a precise external OVLO, the OVLO pin can be tied directly to ground. The RUN pin in this type of application can be used as an external UVLO using the previous equations with $\mathrm{R} 5=0 \Omega$.

Similarly, for applications that do not require a precise UVLO, the RUN pin can be tied to $\mathrm{V}_{\text {IN }}$. In this configuration, the UVLO threshold is limited to the internal $\mathrm{V}_{\text {IN }}$ UVLO thresholds as shown in the Electrical Characteristics table. The resistor values for the OVLO can be computed using the previous equations with $\mathrm{R} 3=0 \Omega$.

Be aware that the OVLO pin cannot be allowed to exceed its absolute maximum rating of 6 V . To keep the voltage on the OVLO pin from exceeding 6 V , the following relation should be satisfied:

$$
V_{\text {IN(MAX })} \cdot\left(\frac{R 5}{R 3+R 4+R 5}\right)<6 V
$$

## Soft-Start

Soft-start is implemented by ramping the effective reference voltage from OV to 0.8 V . To increase the duration of the reference voltage soft-start, place a capacitor from the $S S$ pin to ground. An internal $5 \mu A$ pull-up current will charge this capacitor. The value of the soft-start capacitor can be calculated by the following equation:

$$
\mathrm{C}_{\mathrm{SS}}=\text { Soft-Start Time } \bullet \frac{5 \mu \mathrm{~A}}{0.8 \mathrm{~V}}
$$

The minimum soft-start time is limited to the internal soft-start timer of 1 ms . When the LTC3639 detects a fault condition (input supply undervoltage or overvoltage) or when the RUN pin falls below 1.1 V , the SS pin is quickly pulled to ground and the internal soft-start timer is reset. This ensures an orderly restart when using an external soft-start capacitor.

Note that the soft-start capacitor may not be the limiting factor in the output voltage ramp. The maximum output current, which is equal to half of the peak current, must charge the output capacitor from OV to its regulated value. For small peak currents or large output capacitors, this ramp time can be significant. Therefore, the output voltage ramp time from OV to the regulated $\mathrm{V}_{\text {Out }}$ value is limited to a minimum of

$$
\text { Ramp Time } \geq \frac{2 C_{\text {OUT }}}{I_{\text {PEAK }}} V_{\text {OUT }}
$$

## APPLICATIONS INFORMATION

## Optimizing Output Voltage Ripple

After the peak current resistor and inductor have been selected to meet the load current and frequency requirements, an optional capacitor, $\mathrm{C}_{\text {ISET }}$ can be added in parallel with $\mathrm{R}_{\text {ISET }}$ to reduce the output voltage ripple dependency on load current.

At light loads the output voltage ripple will be a maximum. The peak inductor current is controlled by the voltage on the $I_{\text {SET }}$ pin. The current out of the $I_{\text {SET }}$ pin is $5 \mu A$ while the LTC3639 is active and is reduced to $1 \mu \mathrm{~A}$ during sleep mode. The $I_{\text {SET }}$ current will return to $5 \mu \mathrm{~A}$ on the first switching cycle after sleep mode. Placing a parallel RC network to ground on the $I_{\text {SET }}$ pin filters the ISET voltage as the LTC3639 enters and exits sleep mode, which in turn will affect the output voltage ripple, efficiency, and load step transient performance.

## Higher Current Applications

For applications that require more than 100 mA , the LTC3639 provides a feedback comparator output pin (FBO) for driving additional LTC3639s. When the FBO pin of a master LTC3639 is connected to the $\mathrm{V}_{\text {FB }}$ pin of one or more slave LTC3639s, the master controls the burst cycle of the slaves.
Figure 11 shows an example of a $5 \mathrm{~V}, 200 \mathrm{~mA}$ regulator using two LTC3639s. The master is configured for a 5 V fixed output with external soft-start and $\mathrm{V}_{\text {IN }}$ UVLO/OVLO levels set by the RUN and OVLO pins. Since the slave is directly controlled by the master, its SS pin should be floating, RUN should be tied to $\mathrm{V}_{\text {IN }}$, and OVLO should be tied to ground. Furthermore, the slave should be configured for a 1.8 V fixed output $\left(V_{\text {PRG1 }}=V_{\text {PRG2 }}=S S\right)$ to set the $V_{\text {FB }}$ pin threshold at 1.8 V . The inductors L1 and L2 do not necessarily have to be the same, but should both meet the criteria described in the Inductor Selection section.

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often


Figure 11. 5V, 200mA Regulator
useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:
Efficiency = 100\% - (L1 + L2 + L3 + ...)
where L1, L2, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: $V_{\text {IN }}$ operating current and I ${ }^{2} R$ losses. The $V_{I N}$ operating current dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents.

1. The $\mathrm{V}_{\text {IN }}$ operating current comprises two components: The DC supply current as given in the electrical characteristics and the internal MOSFET gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, $\Delta Q$, moves from $V_{I N}$ to ground. The resulting $\Delta Q / d t$ is the current out of $V_{I N}$ that is typically larger than the DC bias current.

## APPLICATIONS INFORMATION

2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $R_{S W}$ and external inductor $R_{L}$. When switching, the average output current flowing through the inductor is "chopped" between the high side PMOS switch and the low side NMOS switch. Thus, the series resistance looking back into the switch pin is a function of the top and bottom switch $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ values and the duty cycle ( $\mathrm{DC}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ ) as follows:

$$
\mathrm{R}_{\mathrm{SW}}=\left(\mathrm{R}_{\mathrm{DS}(\text { ON }) \text { TOP }}\right) \mathrm{DC}+\left(\mathrm{R}_{\mathrm{DS}(\mathbf{O N}) \text { BOT }}\right)(1-\mathrm{DC})
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain the $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current:

$$
I^{2} R \text { Loss }=I_{0}^{2}\left(R_{S W}+R_{L}\right)
$$

Other losses, including $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ ESR dissipative losses and inductor core losses, generally account for less than $2 \%$ of the total power loss.

## Thermal Considerations

In most applications, the LTC3639 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3639 is running at high ambient temperature with Iow supply voltage and high duty cycles, such as dropout, the heat dissipated may exceed the maximum junction temperature of the part.

To prevent the LTC3639 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise from ambient to junction is given by:

$$
T_{R}=P_{D} \cdot \theta_{J A}
$$

Where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature is given by:

$$
T_{J}=T_{A}+T_{R}
$$

Generally, the worst-case power dissipation is in dropout at low input voltage. In dropout, the LTC3639 can provide a DC current as high as the full 230 mA peak current to the output. At low input voltage, this current flows through a higher resistance MOSFET, which dissipates more power.

As an example, consider the LTC3639 indropout at an input voltage of 5 V , a load current of 230 mA and an ambient temperature of $85^{\circ} \mathrm{C}$. Fromthe Typical Performance graphs of Switch On-Resistance, the $R_{D S(O N)}$ of the top switch at $\mathrm{V}_{I N}=5 \mathrm{~V}$ and $100^{\circ} \mathrm{C}$ is approximately $7.5 \Omega$. Therefore, the power dissipated by the part is:

$$
\mathrm{P}_{\mathrm{D}}=\left(\mathrm{I}_{\mathrm{LOAD}}\right)^{2} \cdot \mathrm{R}_{\mathrm{DS}(0 \mathrm{~N})}=(230 \mathrm{~mA})^{2} \cdot 7.5 \Omega=0.4 \mathrm{~W}
$$

For the MSOP package the $\theta_{\mathrm{JA}}$ is $40^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}+0.4 \mathrm{~W} \cdot \frac{40^{\circ} \mathrm{C}}{\mathrm{~W}}=101^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $150^{\circ} \mathrm{C}$.

## Pin Clearance/Creepage Considerations

The LTC3639 MSE package has been uniquely designed to meet high voltage clearance and creepage requirements. Pins 2, 4, 13, and 15 are omitted to increase the spacing between adjacent high voltage solder pads ( $\mathrm{V}_{\text {IN }}, \mathrm{SW}$, and RUN) to a minimum of 0.657 mm which is sufficient for most applications. For more information, refer to the printed circuit board design standards described in IPC2221 (www.ipc.org).

## Design Example

As a design example, consider using the LTC3639 in an application with the following specifications: $\mathrm{V}_{\text {IN }}=36 \mathrm{~V}$ to 72 V ( 48 V nominal), $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{f}=200 \mathrm{kHz}$, and that switching is enabled when $\mathrm{V}_{\text {IN }}$ is between 30 V and 90V.

## APPLICATIONS INFORMATION

First, calculate the inductor value based on the switching frequency:

$$
\mathrm{L}=\left(\frac{12 \mathrm{~V}}{200 \mathrm{kHz} \cdot 0.23 \mathrm{~A}}\right) \cdot\left(1-\frac{12 \mathrm{~V}}{48 \mathrm{~V}}\right) \cong 196 \mu \mathrm{H}
$$

Choose a $220 \mu \mathrm{H}$ inductor as a standard value. Next, verify that this meets the $L_{\text {MIN }}$ requirement at the maximum input voltage:

$$
\mathrm{L}_{\mathrm{MIN}}=\frac{90 \mathrm{~V} \cdot 150 \mathrm{~ns}}{0.23 \mathrm{~A}} \cdot 1.2=70 \mu \mathrm{H}
$$

Therefore, the minimum inductor requirement is satisfied and the $220 \mu \mathrm{H}$ inductor value may be used.
Next, $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{0 \text { UT }}$ are selected. For this design, $\mathrm{C}_{\text {IN }}$ should be sized for a current rating of at least:

$$
\mathrm{I}_{\text {RMS }}=100 \mathrm{~mA} \cdot \frac{12 \mathrm{~V}}{36 \mathrm{~V}} \cdot \sqrt{\frac{36 \mathrm{~V}}{12 \mathrm{~V}}-1} \cong 47 \mathrm{~mA}_{\text {RMS }}
$$

The value of $\mathrm{C}_{\mathrm{IN}}$ is selected to keep the input from drooping less than 360 mV (1\%) at low line:

$$
\mathrm{C}_{\mathrm{IN}}>\frac{220 \mu \mathrm{H} \cdot 0.23 \mathrm{~A}^{2}}{2 \cdot 36 \mathrm{~V} \cdot 360 \mathrm{mV}} \cong 0.45 \mu \mathrm{~F}
$$

Since the capacitance of capacitors decreases with DC bias, a $1 \mu \mathrm{~F}$ capacitor should be chosen.

Cout will be selected based on a value large enough to satisfy the output voltage ripple requirement. For a $1 \%$ output ripple ( 120 mV ), the value of the output capacitor can be calculated from:

$$
\mathrm{C}_{\text {OUT }} \geq \frac{0.23 \mathrm{~A} \cdot 2 \cdot 10^{-6}}{120 \mathrm{mV}-\frac{12 \mathrm{~V}}{160}} \cong 10 \mu \mathrm{~F}
$$

Cout also needs an ESR that will satisfy the output voltage ripple requirement. The required ESR can be calculated from:

$$
\mathrm{ESR}<\frac{120 \mathrm{mV}}{0.23 \mathrm{~A}} \cong 522 \mathrm{~m} \Omega
$$

A $10 \mu \mathrm{~F}$ ceramic capacitor has significantly less ESR than 522 m . The output voltage can now be programmed by choosing the values of R1 and R2. Since the output voltage is higher than 10V, the LTC3639 should be set for a 5 V fixed output with an external divider to divide the 12 V output down to 5 V . R2 is chosen to be less than 200k to keep the output voltage variation to less than 1\% due to the internal 5 M resistor tolerance. Set R2 $=196 \mathrm{k}$ and calculate R1 as:

$$
\mathrm{R} 1=\frac{12 \mathrm{~V}-5 \mathrm{~V}}{5 \mathrm{~V}} \cdot(196 \mathrm{k} \Omega \| 5 \mathrm{M} \Omega)=264 \mathrm{k} \Omega
$$

Choose a standard value of 267 k for R1.
The undervoltage and overvoltage lockout requirements on $\mathrm{V}_{\text {IN }}$ can be satisfied with a resistive divider from $\mathrm{V}_{\text {IN }}$ to the RUN and OVLO pins (refer to Figure 10). Choose R3 + $R 4+R 5=2.5 \mathrm{M}$ to minimize the loading on $\mathrm{V}_{\mathrm{IN}}$. Calculate R3, R4 and R5 as follows:

$$
\begin{aligned}
& \mathrm{R} 5=\frac{1.21 \mathrm{~V} \cdot 2.5 \mathrm{M} \Omega}{\mathrm{~V}_{\mathrm{IN}} \mathrm{OV}(\mathrm{RISING})}=33.6 \mathrm{k} \\
& \mathrm{R} 4=\frac{1.21 \mathrm{~V} \cdot 2.5 \mathrm{M} \Omega}{\mathrm{~V}_{\text {IN_UV(RISING) }}}-\mathrm{R} 5=67.2 \mathrm{k} \\
& \mathrm{R} 3=2.5 \mathrm{M} \Omega-\mathrm{R} 4-\mathrm{R} 5=2.4 \mathrm{M}
\end{aligned}
$$

Since specific resistor values in the megohm range are generally less available, it may be necessary to scale R3, R4, and R5 to a standard value of R3. For this example,

## APPLICATIONS InFORMATION

choose $\mathrm{R} 3=2.2 \mathrm{M}$ and scale R 4 and R 5 by $2.2 \mathrm{M} / 2.4 \mathrm{M}$. Then, $R 4=61.6 \mathrm{k}$ and $R 5=30.8 \mathrm{k}$. Choose standard values of R3 $=2.2 \mathrm{M}, \mathrm{R} 4=62 \mathrm{k}$, and R5 $=30.9 \mathrm{k}$. Note that the falling thresholds for both UVLO and OVLO will be 10\% less than the rising thresholds, or 27 V and 81 V respectively.
The $I_{\text {SET }}$ pin should be left open in this example to select maximum peak current ( 230 mA ). Figure 12 shows a complete schematic for this design example.


Figure 12. 36V to 72V Input to 12V Output, 100mA Regulator

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3639. Check the following in your layout:

1. Large switched currents flow in the power switches and input capacitor. The loop formed by these components should be as small as possible. A ground plane is recommended to minimize ground impedance.
2. Connect the (+) terminal of the input capacitor, $\mathrm{C}_{\mathrm{IN}}$, as close as possible to the $\mathrm{V}_{\text {IN }}$ pin. This capacitor provides the AC current into the internal power MOSFETs.
3. Keep the switching node, SW, away from all sensitive small signal nodes. The rapid transitions on the switching node can couple to high impedance nodes, in particular $V_{\text {FB }}$, and create increased output ripple.


Figure 13. Example PCB Layout

## LTC3639

## TYPICAL APPLICATIONS




Figure 14. High Efficiency 100mA Regulator


Figure 15. Low Output Voltage Ripple 100mA Regulator with 75ms Soft-Start

4V to 135V Input to -15V Output Positive-to-Negative Regulator


Maximum Load Current vs Input Voltage


## TYPICAL APPLICATIONS

4V to 90V Input to 12V/200mA Output Regulator with Overvoltage Lockout

$\mathrm{C}_{1 \mathrm{~N} 1} / \mathrm{C}_{\text {IN2 }}$ : VISHAY VJ2225Y105KXCA
Cout: TDK C3225X7R1C226M
L1/L2: TDK SLF7045T-101MR60-1
${ }^{*} V_{\text {OUT }}=V_{\text {IN }}$ FOR $V_{\text {IN }}<12 \mathrm{~V}$


Output Voltage Ripple vs Load Current


## LTC3639

## TYPICAL APPLICATIONS

40V to 150V Input to 36V/100mA Output with 25 mA Input Current Limit


INPUT CURRENT LIMIT $=\frac{\mathrm{V}_{\text {OUT }}}{10} \cdot \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2} \cdot\left(1+\frac{5 \mu \mathrm{~A} \cdot \mathrm{R} 1}{\mathrm{~V}_{\text {IN }}}\right) \approx \frac{\mathrm{V}_{\text {OUT }}}{10} \cdot \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}$ *MAXIMUM LOAD CURRENT $=\frac{V_{I N}}{36 \mathrm{~V}} \cdot 25 \mathrm{~mA} \leq 100 \mathrm{~mA}$
$\mathrm{C}_{\mathrm{IN}}$ : MURATA GRM55DR72E105KW01L
COUT: TDK C3225X7R1H225M
L1: WÜRTH 7447789222

5 V to 150 V Input to $5 \mathrm{~V} / 100 \mathrm{~mA}$ Output with 20kHz Minimum Burst Frequency


Maximum Load and Input Current vs Input Voltage


Burst Frequency vs Load Current


Input Current vs Load Current


PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MSE Package
Variation: MSE16 (12)
16-Lead Plastic MSOP with 4 Pins Removed
Exposed Die Pad
(Reference LTC DWG \# 05-08-1871 Rev C)


## LTC3639

## TYPICAL APPLICATION

12V/100mA Automotive Supply


Efficiency and Power Loss vs Load Current


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3630 | 65V, 500mA Synchronous Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 4 \mathrm{~V}$ to $65 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<3 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 5 \mathrm{~mm}$ DFN16, MSOP16E Packages |
| LTC3642 | 45 V (Transient to 60V), 50mA Synchronous StepDown DC/DC Converter | $\mathrm{V}_{\text {IN: }} 4.5 \mathrm{~V}$ to 45 V , $\mathrm{V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}<3 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, MSOP8 Packages |
| $\begin{aligned} & \text { LTC3631/LTC3631-3.3 } \\ & \text { LTC3631-5 } \end{aligned}$ | 45 V (Transient to 60V), 100 mA Synchronous StepDown DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 4.5 \mathrm{~V}$ to $45 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<3 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, MSOP8 Packages |
| LTC3632 | 50V (Transient to 60V), 20mA Synchronous StepDown DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 4.5 \mathrm{~V}$ to $45 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<3 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, MSOP8 Packages |
| $\begin{aligned} & \text { LT®3990/LT3990-3.3/ } \\ & \text { LT3990-5 } \end{aligned}$ | 62V, 350mA 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with $I_{Q}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}: 4.2 \mathrm{~V}$ to $62 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ (MIN) $=1.21 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN10, MSOP10 Packages |
| LT3970/LT3970-3.3 LT3970-5 | 40V, 350mA 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with $I_{Q}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}: 4.2 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT (MIIN }}=1.21 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN10, MSOP10 Packages |
| LTC3810 | 100V Synchronous Step-Down DC/DC Controller | $\mathrm{V}_{\mathrm{IN}:}: 6.4 \mathrm{~V} \text { to } 100 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<240 \mu \mathrm{~A} \text {, }$ SSOP28 Package |
| LTC3891 | 60V Synchronous Step-Down DC/DC Controller with Burst Mode Operation | $\mathrm{V}_{\text {In: }}: 4 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=50 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<14 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN20, TSSOP20E Packages |

